

MULTIPLE EXPOSURE METHOD FOR CIRCUIT
PERFORMANCE IMPROVEMENT

CROSS REFERENCE TO RELATED APPLICATION

5 The present application claims priority to United States Provisional Application number 60/450,496, filed February 27, 2003, the entirety of which is incorporated herein by reference.

FIELD OF THE INVENTION

10 The present invention relates to optical lithography. More specifically, the invention relates to advanced optical lithography methods for decreasing the minimum grid pitch of a regularly placed layout. The method of the invention can be used to decrease circuit area and improve circuit performance.

BACKGROUND OF THE INVENTION

15 Optical lithography remains the dominant technology for integrated circuit fabrication even as the size of the semiconductor features shrink to the 100 – 200 nm range. The minimum size that can be defined is called the critical dimension, CD, and is given by the following equation:

$$CD = k_1 \frac{\lambda}{NA} \quad (1)$$

20 where λ is the wavelength of the exposure light, NA is the numerical aperture of the projection system, and k_1 is the process-related factor. The CD may be reduced by decreasing k_1 , and for particular exposure systems having a fixed λ and NA , decreasing k_1 is the only method of decreasing CD.

The image quality, however, degrades noticeably when k_1 is reduced below 0.75.

Resolution enhancement techniques (RETs) are employed to improve the image quality when k_1 is less than 0.75. Examples of RETs
5 include modified illumination, phase-shift masking (PSM), and optical proximity correction (OPC).

A.K Wong, "*Resolution Enhancement Techniques in Optical Lithography*," SPIE Press, Washington, 2001 discloses several kinds of illumination modes that are suitable for different mask patterns.

10 Optimizing the illumination source, however, is very difficult because image quality not only depends on the size and shapes of the pattern but also depends on the local environment of each mask feature. For example, randomly placed contacts produce regions of densely spaced contacts and regions of sparsely spaced contacts on the same mask. An
15 illumination source optimized for the dense region will result in high image quality in the dense region but may also result in poor image quality in the sparse region.

By considering circuit manufacturability in the layout design, it is expected that the k_1 factor can be further reduced by fabrication-friendly
20 layout in which the circuit pattern configurations are limited to facilitate lithography optimization.

Excessive lithography friendliness may be so restrictive on layout compaction that circuit area increases unacceptably. Therefore, there remains a need for methods that allow for lithography optimization to
25 reduce the CD of the circuit while not increasing the growth of the circuit area.

SUMMARY

One embodiment of the present invention is directed to a method of optical lithography wherein features placed on a grid characterized by a grid pitch, the grid pitch being selected to minimize the circuit area
5 increase caused by the use of the grid, are printed to the die through at least two masks by multiple exposures wherein each mask comprises a mask grid characterized by a mask grid pitch that is larger than the grid pitch.

The method is suited for the imaging of regularly-placed fabrication-friendly contacts onto a wafer. The regular placement of
10 contacts enables more effective use of resolution enhancement technologies, which in turn allows in a reduction of the minimum contact pitch and size.

One approach of fabrication-friendly contacts is to snap contacts on grid points and introduce assist contacts at the grid points that do not have a contact. The assist contacts are sized such that they do not print onto the
15 die but nevertheless create a mask spectrum that allows the illumination to be optimized.

For the application of regularly-placed contacts on standard cells in application-specific integrated circuits (ASICs), contacts and assist contacts are placed on a grid with pitch smaller than the minimum pitch of
20 single-exposure lithography to get a smaller circuit area. Although the pitch between contacts and assist contacts is smaller than the minimum pitch of single-exposure lithography, the pitches between any two real contacts satisfies the design rules of single-exposure lithography.

The dense grid of contacts and assist contacts are separated into two
25 sparser grids on two masks with the grid pitch occurring at the diagonal direction:

$$p_{\min} = \sqrt{p_x^2 + p_y^2}, \quad (2)$$

where p_{\min} is the grid pitch of the sparser grid, p_x and p_y are two grid pitches of the dense grid in two perpendicular directions. Although p_x and p_y are smaller than the minimum pitch of single-exposure lithography, p_{\min} can be larger. Thus, the two sparser grids are within the resolution limit of one exposure. Sequential exposures of these two masks print all contacts onto the die.

With the minimum grid pitch occurring at the diagonal direction in the two exposures, the poles of quadrupole illumination for the contact lithography should be placed on the x- and y- axes with distances to zero point determined by p_x and p_y .

BRIEF DESCRIPTION OF THE DRAWINGS

The invention will be described by reference to the preferred and alternative embodiments thereof in conjunction with the drawings in which:

Fig. 1a-d is an illustration of one embodiment of the present invention;

Fig. 2a is a diagram of the illumination source used for an X-Y grid layout;

Fig. 2b is a diagram of the illumination source used in the embodiment of Fig. 1;

Fig. 3 is a diagram illustrating the feature of a standard cell;

Fig. 4a is a diagram showing a representative contact pitch distribution in the height direction for standard cells;

p_y . Although p_x and p_y are smaller than the minimum pitch of single-exposure lithography, p_{\min} can be larger than it. That makes the two sparser grids within the resolution limit of one exposure.

Sequential exposures of these two masks print all contacts on the virtual grid on the die (Fig.1.d). The regular placement of features in two masks enables lithography optimization and leads to a reduced minimum contact size and pitch. While an overlay error on either contact mask would reduce yield, and two masks will cost more than one, since mask write times depend on the number of features written, which remains constant, and faster tools can be used for larger pitches, reticle costs should not double. It should be noted that this double exposure method works because there are no nearest-neighboring contacts on the virtual grid. The particular example in Fig.1 places assist contacts or actual contacts at all virtual grid points. Without that RET-based restriction, a single contact mask might suffice for the contacts of Fig.1.a.

The inventors have discovered that the reduced virtual grid pitch, coupled with about a 10% reduction in CD, the result of the lithography optimization enabled by regular placement of contacts, negates the expansion of the circuit area resulting from the additional constraint placed on the layout step of requiring the contacts to be snapped to a grid and leads to smaller average standard cell area. Power consumption and intrinsic delay of standard cells also improve with the decrease of cell area.

Fig. 2a is a diagram of the illumination source used for an X-Y grid layout. In one type of modified illumination RET, a quadrupole illumination source 210 is aligned to the grid axes of the grid 220. In

one embodiment of the present invention, although the virtual grid has grid axes aligned with the X and Y directions, the first and second grid patterns 240 are aligned with the diagonal directions. In a preferred embodiment, the quadrupole illumination source 230 for the first and second grid patterns 240 are also aligned with the diagonal directions. The poles of quadrupole illumination 230 for the first and second grid patterns 240 are placed on the x- and y- axes with distances to zero point determined by p_x and p_y .

A 250 nm standard cell library is used as an illustrative example of one embodiment of the present invention. Standard cells are important features for application-specific integrated circuit (ASIC) design. A standard cell based ASIC design typically comprises three types of cells: I/O cells, mega cells, and standard cells. I/O cell are laid on the periphery of the die as connection points to outside circuitry. Mega cells are typically pre-designed mega-logic features such as RAM and ROM. Standard cells are micro-logic features that primarily provide basic logic functions such as Boolean operations and flip-flops.

Fig. 3 is a diagram illustrating the feature of a standard cell 300. Each standard cell in a library is rectangular with a fixed height but varying widths. The cells are placed in rows with overlapping power supply paths. A standard cell typically has an N-well layer 320, an N-diffusion layer 330, a P-diffusion layer 340, a poly-silicon layer 350, a contact layer 360, and a metal-1 layer 370. The N-well 320, N-diffusion 330, P-diffusion 340 and poly-silicon 350 form P-MOS and N-MOS inside the cells. The poly-silicon 350 also serves as an intra-cell routing path. The contacts 360 form connections between the routing layers and the under layers.

The height of a cell is typically given as the number of metal-1 tracks over the cells in the height direction. A metal-1 track comprises the metal-1 path and the space between metal-1 paths. The typical height of a standard cell is 10 tracks, where three tracks are used for power supply paths and the remaining seven tracks are for intra-cell design. Because the height is fixed in a library, any change in area caused by snapping contacts to a grid is reflected as a change in the cell width.

Fig. 4a is a diagram showing a representative contact pitch distribution of standard cells in the height direction. The most frequent pitch pair is about 600 nm, which most likely reflects the minimum pitch of the metal-1 path. Therefore the minimum pitch of the metal-1 path may be selected as the grid pitch or multiple of the grid pitch in the height direction. To get a smaller final cell area, a half of metal-1 pitch should be selected as the horizontal grid pitch, p_y , of regularly-placed contacts in standard cells to relax the layout restriction in the vertical direction.

Fig. 4b is a diagram showing a representative contact pitch distribution of standard cells in the width direction. The minimum pitch pair is about 600 nm but the most frequent pitch pair is around 1000 nm. If the minimum pitch pair is selected as the grid pitch, the area of the cell will increase by about 20% because the most frequent pitch pairs at 1000 nm will rounded up to two grid pitches (1200 nm). Furthermore, Fig 4b shows two peaks near 1000 nm. The two peaks reflect the distance between the source and drain in two types of MOSFETs in the standard cell. The narrow gate MOSFET has a larger source to drain distance than the wide gate MOSFET, thereby creating a double-peaked contact pitch

distribution. The double peak may be eliminated by increasing the width of some narrow gate MOSFETs.

Fig. 4b indicates that the most frequent pitch pair is the source – drain pitch. If the source – drain pitch is selected as the grid pitch in the horizontal direction, however, the contacts for the gate, which are typically placed in the middle of source and drain contacts, will have to be aligned with either the source or drain contacts resulting in a large cell area increase. Therefore, a half source – drain pitch should be selected as the horizontal grid pitch, p_x of regularly-placed contacts in standard cells.

The desired grid pitches, p_x and p_y , however, are smaller than the minimum pitch of the contact layer. The desired grid is decomposed into two interleaved grids. Each interleaved grid has its grid axes aligned along the diagonals of the desired grid with an interleaved grid pitch equal to the diagonal pitch of the desired grid. It should be noted that the grid pitches, p_x and p_y , can be different from each other.

In one embodiment, each grid location is populated by a real contact or an assist contact. The die is printed by projecting the first interleaved grid onto the die followed by projecting the second interleaved grid onto the die. The regular placement of features in two masks enables lithography optimization and leads to a reduced minimum contact size and pitch. The double exposure method creates the virtual grid on the die have the desired grid pitches from interleaved grids having pitches approximately 40% larger than the desired grid pitches.

In one embodiment, all of the features (real or assist) are initially arranged on one mask. However, that first mask cannot be printed

because the grid pitches of the features in that mask are smaller than the minimum pitch of single-exposure lithography. The features (real or assist) in that first mask are then separated into two masks. The grid pitches of the features in the two mask are larger than the minimum pitch of
5 single-exposure lithography. The double exposures of those two masks print all real features onto the wafer. It should be noted that the features (real or assist) can be separated into more than two masks.

Having described at least illustrative embodiments of the invention, various modifications and improvements will readily occur to those skilled
10 in the art and are intended to be within the scope of the invention. Accordingly, the foregoing description is by way of example only and is not intended as limiting.